

Compal confidential

Hamburg 10ADG

NALAE LA-6054P Schematics Document

Mobile AMD S1G4/ RS880M / SB820M


2009-02-04 Rev. 0.2

Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
Date: Wednesday, May 19, 2010				Sheet	1 of 52

Compal Confidential

Model Name : NALAE

File Name : LA-6054P



Clock Generator
SLG8SP626 page 16

RTC CKT.
page 20

Power On/Off CKT.
page 33

DC/DC Interface CKT.
page 34

Power Circuit DC/DC
page 44,45,46,47,48,49,50,51

ODD/B
page 25


Power/B
page 33

Audio & USB/B
page 33

LED/B
page 33

Touch Pad/B
page 33

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	401871
Date:	Wednesday, May 19, 2010	Sheet	2	of 52



NALAE Hamburg AMD DIS

Security Classification		Compal Secret Data	
Issued Date	2008-09-25	Deciphered Date	2009-09-25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
Document Number		401871	
Date	Wednesday, May 19, 2010	Sheet	3 of 52

SCHEMATIC, MB A6054


Rev B

Voltage Rails

O : ON
X : OFF

power plane	B+	+5VALW	+1.5V	+5VS +3VS +2.5VS +1.8VS +1.5VS +1.1VS +1.05VS +0.75VS +VGA_CORE +VDDNB +CPU_CORE +NB_CORE
State	+3VL +5VL +RTCVC	+3VALW +1.1VALW		
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :



@ : just reserve , no build

GPU	CPU	NB	VGA	SB	Comment
Manhattan	S1G4	RS880M	MADISON	SB820M	Madison@ or PARK@
	S1G4	RS880M	PARK	SB820M	+4PCS or 8PCS
M96/M92	S1G4	RS880M	M96	SB820M	M9X@+M96@ or M92@
	S1G4	RS880M	M92	SB820M	+4PCS or 8PCS

Platform	CPU	NB	VGA	SB	Comment
Danube					
	S1G4	RS880M	NA	SB820M	

BTO (Build-To-Order) Option Table

Function	BLUE TOOTH	HDMI				
Description	(B)	(Y)				
Explain						
BTO	BT@	H@				

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1010000X
DDR SO-DIMM 1	A2	1010001X
CLOCK GENERATOR (EXT.)	D2	11010010

EC SM Bus1 address




Device	HEX	Address
Smart Battery	16H	0001 011X b
HDMI-CEC	34H	0011 010X b
EC KB926D4		

EC SM Bus2 address

Device	HEX	Address
ADH1032-1 CPU	98H	1001 100X b
ADH1032-2 VGA	9AH	1001 101X b
EC KB926D3		


SMBUS Control Table

	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM I / II	CLK GEN	WLAN	LCD DDC ROM	HDMI DDC ROM
EC_SMB_CK1 EC_SMB_DA1	KB926	V						
EC_SMB_CK2 EC_SMB_DA2	KB926		V					
I2C_CLK I2C_DATA	RS880M						V	
DDC_CLK0 DDC_DATA0	RS880M							V
SCL0 SDA0	SB820			V	V			
SCL1 SDA1	SB820					V		




FOX_PZ6382A-284S-41F-Champlain



< FAN Control Circuit : Vout = 1.6 x Vset >














Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Schematic, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401871		Rev	B	
Date:	Wednesday, May 19, 2010		Sheet	5 of 52	









< Processor DDR3 Memory Interface >




Security Classification	Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR RE-RELEASED TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHMATIC, MB A6054 Document Number: 401871 Date: Wednesday, May 19, 2010
Date: Wednesday, May 19, 2010				Sheet 6 of 52 Rev B



Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
				Date: Wednesday, May 19, 2010	Sheet 7 of 52




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401871		Rev	B	
Date:	Wednesday, May 19, 2010		Sheet	8 of 52	



DIMM_A STD H:5.2 mm
 <Address: 00>

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				41871	Rev B
Date:	Wednesday, May 19, 2010	Sheet	9	of	52



DIMM_B STD H:9.2 mm
 <Address: 01>

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Schematic, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401871		Rev	B	
Date:	Wednesday, May 19, 2010		Sheet	10 of 52	

<34> PCIE GTX_C_MRX_P0[0..15] <-> PCIE GTX_C_MRX_P0[0..15]
 <34> PCIE GTX_C_MRX_N0[0..15] <-> PCIE GTX_C_MRX_N0[0..15]

PCIE GTX_C_MRX_N0 D4 GF_X_RX0P
 PCIE GTX_C_MRX_P0 C4 GF_X_RX0N
 PCIE GTX_C_MRX_N1 A3 GF_X_RX1P
 PCIE GTX_C_MRX_P1 B3 GF_X_RX1N
 PCIE GTX_C_MRX_N2 C2 GF_X_RX2P
 PCIE GTX_C_MRX_P2 C1 GF_X_RX2N
 PCIE GTX_C_MRX_N3 E5 GF_X_RX3P
 PCIE GTX_C_MRX_P3 E4 GF_X_RX3N
 PCIE GTX_C_MRX_N4 G5 GF_X_RX4P
 PCIE GTX_C_MRX_P4 G6 GF_X_RX4N
 PCIE GTX_C_MRX_N5 H6 GF_X_RX5P
 PCIE GTX_C_MRX_P5 H6 GF_X_RX5N
 PCIE GTX_C_MRX_N6 J6 GF_X_RX6P
 PCIE GTX_C_MRX_P6 J6 GF_X_RX6N
 PCIE GTX_C_MRX_N7 J7 GF_X_RX7P
 PCIE GTX_C_MRX_P7 J8 GF_X_RX7N
 PCIE GTX_C_MRX_N8 L5 GF_X_RX8P
 PCIE GTX_C_MRX_P8 L6 GF_X_RX8N
 PCIE GTX_C_MRX_N9 M8 GF_X_RX9P
 PCIE GTX_C_MRX_P9 L8 GF_X_RX9N
 PCIE GTX_C_MRX_N10 P7 GF_X_RX10P
 PCIE GTX_C_MRX_P10 M7 GF_X_RX10N
 PCIE GTX_C_MRX_N11 P5 GF_X_RX11P
 PCIE GTX_C_MRX_P11 M5 GF_X_RX11N
 PCIE GTX_C_MRX_N12 R8 GF_X_RX12P
 PCIE GTX_C_MRX_P12 P8 GF_X_RX12N
 PCIE GTX_C_MRX_N13 R6 GF_X_RX13P
 PCIE GTX_C_MRX_P13 R6 GF_X_RX13N
 PCIE GTX_C_MRX_N14 P4 GF_X_RX14P
 PCIE GTX_C_MRX_P14 P4 GF_X_RX14N
 PCIE GTX_C_MRX_N15 T4 GF_X_RX15P
 PCIE GTX_C_MRX_P15 T3 GF_X_RX15N

PART 2 OF 6
PCIE I/F GF_X

A5	PCIE_MTX_GRX_P0	C95	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N0
A5	PCIE_MTX_GRX_N0	C96	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P0
A4	PCIE_MTX_GRX_N1	C97	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N1
C3	PCIE_MTX_GRX_P2	C99	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P2
B2	PCIE_MTX_GRX_N2	C100	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N2
D1	PCIE_MTX_GRX_P3	C101	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P3
D1	PCIE_MTX_GRX_N3	C102	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N3
E2	PCIE_MTX_GRX_P4	C103	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P4
E1	PCIE_MTX_GRX_N4	C104	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N4
F4	PCIE_MTX_GRX_P5	C105	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P5
F3	PCIE_MTX_GRX_N5	C106	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N5
F1	PCIE_MTX_GRX_P6	C107	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P6
F2	PCIE_MTX_GRX_N6	C108	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N6
H4	PCIE_MTX_GRX_P7	C109	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P7
H3	PCIE_MTX_GRX_N7	C110	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N7
H1	PCIE_MTX_GRX_P8	C111	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P8
H2	PCIE_MTX_GRX_N8	C112	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N8
J2	PCIE_MTX_GRX_P9	C113	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P9
J1	PCIE_MTX_GRX_N9	C114	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N9
K4	PCIE_MTX_GRX_P10	C115	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P10
K3	PCIE_MTX_GRX_N10	C116	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N10
K1	PCIE_MTX_GRX_P11	C117	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P11
K2	PCIE_MTX_GRX_N11	C118	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N11
M4	PCIE_MTX_GRX_P12	C119	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P12
M3	PCIE_MTX_GRX_N12	C120	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N12
M1	PCIE_MTX_GRX_P13	C121	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P13
M2	PCIE_MTX_GRX_N13	C122	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N13
M2	PCIE_MTX_GRX_P14	C123	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P14
N1	PCIE_MTX_GRX_N14	C124	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P14
P1	PCIE_MTX_GRX_P15	C125	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_P15
P2	PCIE_MTX_GRX_N15	C126	1	2	0.1U 0402 16V7K	PCIE_MTX_C_GRX_N15

PCIE_MTX_C_GRX_P0[0..15] <-> PCIE_MTX_C_GRX_P0[0..15] <34>
 PCIE_MTX_C_GRX_N0[0..15] <-> PCIE_MTX_C_GRX_N0[0..15] <34>

< To WLAN >
 < To LAN >

AE3 GPP_RX0P GPP_TX0P AC1X
 AD4 GPP_RX0N GPP_TX0N AC2X
 AD3 GPP_RX1P GPP_TX1P AC3X
 AD1 GPP_RX1N GPP_TX1N AC4X
 AD2 GPP_RX2P GPP_TX2P AC5X
 V5 GPP_RX2N GPP_TX2N AA2 PCIE_ITX_PRX_P2 C129 1 2 0.1U 0402 16V7K
 V6 GPP_RX3P GPP_TX3P AA1 PCIE_ITX_PRX_N2 C130 1 2 0.1U 0402 16V7K
 V6 GPP_RX3N GPP_TX3N Y1 PCIE_ITX_PRX_P3 C131 1 2 0.1U 0402 16V7K
 U5 GPP_RX4P GPP_TX4P Y2 PCIE_ITX_PRX_N3 C132 1 2 0.1U 0402 16V7K
 U6 GPP_RX4N GPP_TX4N Y4 X
 U8 GPP_RX5P GPP_TX5P Y3 X
 U7 GPP_RX5N GPP_TX5N Y1 X
 Y2 X

PCIE I/F GPP

PCIE_ITX_C_PRX_P2 <27>
 PCIE_ITX_C_PRX_N2 <27>
 PCIE_ITX_C_PRX_P3 <25>
 PCIE_ITX_C_PRX_N3 <25>

< From SB820 : x4 PCIE A-link >

AA8 SB_RX0P SB_TX0P AD7 SB_TX0P C C133 1 2 0.1U 0402 16V7K
 Y8 SB_RX0N SB_TX0N AE7 SB_TX0N C C134 1 2 0.1U 0402 16V7K
 AA7 SB_RX1P SB_TX1P AE8 SB_TX1N C C135 1 2 0.1U 0402 16V7K
 Y7 SB_RX1N SB_TX1N AB6 SB_TX2P C C137 1 2 0.1U 0402 16V7K
 AA5 SB_RX2P SB_TX2N AC6 SB_TX2N C C138 1 2 0.1U 0402 16V7K
 AA6 SB_RX2N SB_TX3P AD5 SB_TX3N C C139 1 2 0.1U 0402 16V7K
 V5 SB_RX3P SB_TX3N AE5 SB_TX3N C C140 1 2 0.1U 0402 16V7K
 V5 SB_RX3N SB_TX3N

PCIE I/F SB

SB_TX0P <19>
 SB_TX0N <19>
 SB_TX1P <19>
 SB_TX1N <19>
 SB_TX2P <19>
 SB_TX2N <19>
 SB_TX3P <19>
 SB_TX3N <19>

< To SB820 : x4 PCIe A-link >

PCE_CALRP(PCE_BCALRP) R59 1 2 1.27K 0402 1%
 PCE_CALRN(PCE_BCALRN) R58 1 2 2K 0402 1%
 +1.1VS

< TX Impedance Calibration. Connect to GND >
 < RX Impedance Calibration. Connect to VDDPCE >

H_CAD0P[0..15] <-> H_CAD0P[0..15] <5>
 H_CAD0N[0..15] <-> H_CAD0N[0..15] <5>

H_CAD0P0 Y25 HT_RXCAD0P
 H_CAD0N0 Y24 HT_RXCAD0N
 H_CAD0P1 Y22 HT_RXCAD1P
 H_CAD0N1 Y23 HT_RXCAD1N
 H_CAD0P2 Y25 HT_RXCAD2P
 H_CAD0N2 Y24 HT_RXCAD2N
 H_CAD0P3 Y24 HT_RXCAD3P
 H_CAD0N3 Y25 HT_RXCAD3N
 H_CAD0P4 Y24 HT_RXCAD4P
 H_CAD0N4 Y24 HT_RXCAD4N
 H_CAD0P5 P22 HT_RXCAD5P
 H_CAD0N5 P23 HT_RXCAD5N
 H_CAD0P6 P24 HT_RXCAD6P
 H_CAD0N6 P24 HT_RXCAD6N
 H_CAD0P7 N24 HT_RXCAD7P
 H_CAD0N7 N25 HT_RXCAD7N
 H_CAD0P8 AC24 HT_RXCAD8P
 H_CAD0N8 AC25 HT_RXCAD8N
 H_CAD0P9 AB25 HT_RXCAD9P
 H_CAD0N9 AB24 HT_RXCAD9N
 H_CAD0P10 AA24 HT_RXCAD10P
 H_CAD0N10 AA25 HT_RXCAD10N
 H_CAD0P11 Y22 HT_RXCAD11P
 H_CAD0N11 Y23 HT_RXCAD11N
 H_CAD0P12 W21 HT_RXCAD12P
 H_CAD0N12 W20 HT_RXCAD12N
 H_CAD0P13 V21 HT_RXCAD13P
 H_CAD0N13 V20 HT_RXCAD13N
 H_CAD0P14 U20 HT_RXCAD14P
 H_CAD0N14 U21 HT_RXCAD14N
 H_CAD0P15 U19 HT_RXCAD15P
 H_CAD0N15 U18 HT_RXCAD15N

PART 1 OF 6
HYPER TRANSPORT CPU I/F

D24 H_CADIP0
 D25 H_CADIN0
 E24 H_CADIP1
 E25 H_CADIN1
 F24 H_CADIP2
 F25 H_CADIN2
 F23 H_CADIP3
 F22 H_CADIN3
 H22 H_CADIP4
 H23 H_CADIN4
 J25 H_CADIP5
 J24 H_CADIN5
 K24 H_CADIP6
 K25 H_CADIN6
 K23 H_CADIP7
 K22 H_CADIN7
 H_CADIP8
 G21 H_CADIN8
 G20 H_CADIP9
 H21 H_CADIN9
 J20 H_CADIP10
 J19 H_CADIN10
 K17 H_CADIP11
 K18 H_CADIN11
 L19 H_CADIP12
 L18 H_CADIN12
 M19 H_CADIP13
 L18 H_CADIN13
 M21 H_CADIP14
 E21 H_CADIN14
 P18 H_CADIP15
 P18 H_CADIN15

H_CADIP0[0..15] <-> H_CADIP0[0..15] <5>
 H_CADIN0[0..15] <-> H_CADIN0[0..15] <5>

< From S1G4 CPU : x16 HT >

< To S1G4 CPU : x16 HT >


T22 HT_RXCLK0P
 T23 HT_RXCLK0N
 AB23 HT_RXCLK1P
 AA22 HT_RXCLK1N
 M22 H_CTL0P0
 M23 H_CTL0N0
 B21 H_CTL0P1
 B20 H_CTL0N1
 C23 HT_RXCALP
 A24 HT_RXCALN

H24 H_CLKIP0 <5>
 H25 H_CLKIN0 <5>
 L21 H_CLKIP1 <5>
 L20 H_CLKIN1 <5>
 M24 H_CTLIP0
 M25 H_CTLIN0 <5>
 P18 H_CTLIP1 <5>
 P18 H_CTLIN1 <5>
 R24 HT_TXCALP R61 1 2 301 0402 1%
 R25 HT_TXCALN

0718 Place within 1" layout 1:2

0718 Place within 1" layout 1:2

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Rev B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401871		Customer	401871	
Date:	Wednesday, May 19, 2010		Sheet	11 of 52	



Security Classification	Compal Secret Data		Title
Issued Date	2009-02-12	Deciphered Date	2009-02-12
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>			
Document Number	401871		Rev B
Date:	Wednesday, May 19, 2010		Sheet 12 of 52

Compal Electronics, Inc.
SCHEMATIC, MB A6054



U3D

PAR 4 OF 6

AB12	MEM_A0(NC)	MEM_DQ0/DVO_VSYNC(NC)	AA18
AE16	MEM_A1(NC)	MEM_DQ1/DVO_HSYNC(NC)	AA20
Y11	MEM_A2(NC)	MEM_DQ2/DVO_DE(NC)	AA15
AE15	MEM_A3(NC)	MEM_DQ3/DVO_D0(NC)	Y19
AA12	MEM_A4(NC)	MEM_DQ4(NC)	V17
AB16	MEM_A5(NC)	MEM_DQ5/DVO_D1(NC)	AA17
AB14	MEM_A6(NC)	MEM_DQ6/DVO_D2(NC)	AA15
AD14	MEM_A7(NC)	MEM_DQ7/DVO_D4(NC)	Y15
AD13	MEM_A8(NC)	MEM_DQ8/DVO_D3(NC)	AC20
AD15	MEM_A9(NC)	MEM_DQ9/DVO_D5(NC)	AD19
AC16	MEM_A10(NC)	MEM_DQ10/DVO_D6(NC)	AE22
AE13	MEM_A11(NC)	MEM_DQ11/DVO_D7(NC)	AC18
AC14	MEM_A12(NC)	MEM_DQ12(NC)	AB20
Y14	MEM_A13(NC)	MEM_DQ13/DVO_D8(NC)	AD22
AD16	MEM_BA0(NC)	MEM_DQ14/DVO_D10(NC)	AC22
AE17	MEM_BA1(NC)	MEM_DQ15/DVO_D11(NC)	AD21
AD17	MEM_BA2(NC)		Y17
W12	MEM_RASb(NC)	MEM_DQS0P/DVO_IDCKP(NC)	W13
Y12	MEM_CASb(NC)	MEM_DQS0N/DVO_IDCKN(NC)	AD20
AD18	MEM_WEB(NC)	MEM_DQS1P(NC)	AE21
AB13	MEM_CSB(NC)	MEM_DQS1N(NC)	W17
AB12	MEM_CKE(NC)	MEM_DM0(NC)	AE19
Y14	MEM_ODT(NC)	MEM_DM1/DVO_D8(NC)	
V15	MEM_CKP(NC)	IOPLLVD18(NC)	AE23
W14	MEM_CKN(NC)	IOPLLVD(NC)	AE24
AE12	MEM_COMP(NC)	IOPLLVS(NC)	AD23
AD12	MEM_COMPN(NC)	MEM_VREF(NC)	AE18


880MR1@ RS780M_FCBGA528

Security Classification	Compal Secret Data			Title		
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				401871	B	
				Date:	Wednesday, May 19, 2010	Sheet 13 of 52



Security Classification	Compal Secret Data		Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401871
Date: Wednesday, May 19, 2010				Rev B
Sheet 14 of 52				

< RS880 VSYNC mux at CRT_VSYNC pull High to 3K >



< VSYNC : STRAP_DEBUG_BUS_GPIO_ENABLEb >

Enables the Test Debug Bus using GPIO.

- 1 : Disable (RX881, RS880)
- 0 : Enable (RX881, RS880)

PIN: RS880--> VSYNC#


< RS880 use register to control PCI-E configure >

< DFT_GPIO[4:2] : STRAP_PCIE_GPP_CFG[2:0] >

These pin straps are used to configure PCI-E GPP mode.

- 000 : 00001
- 001 : 00010
- 010 : 01011
- 011 : 00100
- 100 : 01010
- 101 : 01100
- 111 : 01011

< RS880 SUS_STAT# >




< SUS_SATA# : LOAD_EEPROM_STRAPS >

Selects Loading of STRAPS from EPROM

- 1 : Bypass the loading of EEPROM straps and use Hardware Default Values
- 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

RS880:SUS_STAT#

< RS880 use HSYNC to enable SIDE PORT (internal pull high) >



< HSYNC : STRAP_DEBUG_BUS_PCIE_ENABLEb >

RX881: Enables the Test Debug Bus using PCIE bus

- 1 : Disable (Can still be enabled using nbcfg register access)
- 0 : Enable

RS880: Enables Side port memory (RS780 use HSYNC#)

- 1. Disable (RS880)
- 0 : Enable (RS880)

Security Classification	Compal Secret Data			Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	SCHEMATIC,MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
				Date:	Wednesday, May 19, 2010
				Sheet	15 of 52


Compal Electronics, Inc.

SCHEMATIC,MB A6054


401871

Wednesday, May 19, 2010 Sheet 15 of 52


< CRT CONNECTOR >



< SYNC SIGNAL >




< Display Data Channel >




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
				Date: Wednesday, May 19, 2010	Sheet 16 of 52




LCD/PANEL BD. Conn.




< LVDS Connector >





Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
				Date:	Wednesday, May 19, 2010
				Sheet	17 of 52




< HDMI Connector >



< Termination resistor >



< Hot-plug detection & level shift >






Compal Electronics, Inc.

Security Classification	Compal Secret Data	
Issued Date	2008-09-25	Deciphered Date
		2009-09-25



Title SCHEMATIC.MB A6054

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Document Number 401871 Rev B
 Date: Wednesday, May 19, 2010 Sheet 18 of 52



ISL6265 PWROK input, TTL level: 0.8V-2.0V
 When this pin is high, the SVI interface is active and I2C protocol is running. While this pin is low, the SVC, SVD, and VFIXEN input states determine the pre-PWROK metal VID or VFIX mode voltage. This pin must be low prior to the ISL6265 PGOOD output going high






Security Classification	Compal Secret Data		Title
Issued Date	2008-09-25	Deciphered Date	2009-09-25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. SCHEMATIC, MB A6054 Document Number: 401871 Date: Wednesday, May 19, 2010
Rev	B		Sheet 19 of 52





Security Classification	Compal Secret Data		Title
Issued Date	2008-09-25	Deciphered Date	2009-09-25
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			
<p>Customer: 401871</p>			<p>Rev: B</p>
<p>Date: Wednesday, May 19, 2010 Sheet: 20 of 52</p>			


Compal Electronics, Inc.
SCHMATIC, MB A6054




Socket: SP07000F500 & SP07000H900



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	401871	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Wednesday, May 19, 2010	Sheet	21	of	52



SB800		
Y14	VSSIO_SATA_1	VSS_1
Y16	VSSIO_SATA_2	VSS_2
AB18	VSSIO_SATA_3	VSS_3
AC14	VSSIO_SATA_4	VSS_4
AE12	VSSIO_SATA_5	VSS_5
AF14	VSSIO_SATA_6	VSS_6
AF9	VSSIO_SATA_7	VSS_7
AE13	VSSIO_SATA_8	VSS_8
AF16	VSSIO_SATA_9	VSS_9
AG8	VSSIO_SATA_10	VSS_10
AH7	VSSIO_SATA_11	VSS_11
AH11	VSSIO_SATA_12	VSS_12
AH13	VSSIO_SATA_13	VSS_13
AH16	VSSIO_SATA_14	VSS_14
AJ7	VSSIO_SATA_15	VSS_15
AJ17	VSSIO_SATA_16	VSS_16
AJ18	VSSIO_SATA_17	VSS_17
AJ19	VSSIO_SATA_18	VSS_18
AJ16	VSSIO_SATA_19	VSS_19
A9	VSSIO_USB_1	VSS_20
B10	VSSIO_USB_2	VSS_21
K11	VSSIO_USB_3	VSS_22
BA	VSSIO_USB_4	VSS_23
D10	VSSIO_USB_5	VSS_24
D12	VSSIO_USB_6	VSS_25
D14	VSSIO_USB_7	VSS_26
D17	VSSIO_USB_8	VSS_27
EA	VSSIO_USB_9	VSS_28
F8	VSSIO_USB_10	VSS_29
F12	VSSIO_USB_11	VSS_30
F14	VSSIO_USB_12	VSS_31
F16	VSSIO_USB_13	VSS_32
G8	VSSIO_USB_14	VSS_33
G11	VSSIO_USB_15	VSS_34
F18	VSSIO_USB_16	VSS_35
D9	VSSIO_USB_17	VSS_36
H19	VSSIO_USB_18	VSS_37
H14	VSSIO_USB_19	VSS_38
H16	VSSIO_USB_20	VSS_39
H18	VSSIO_USB_21	VSS_40
I19	VSSIO_USB_22	VSS_41
I10	VSSIO_USB_23	VSS_42
K12	VSSIO_USB_24	VSS_43
K14	VSSIO_USB_25	VSS_44
K16	VSSIO_USB_26	VSS_45
K18	VSSIO_USB_27	VSS_46
H19	VSSIO_USB_28	VSS_47
Y4	EFUSE	VSS_48
D8	VSSAN_HWM	VSS_49
M19	VSSXL	VSS_50
		VSS_51
		VSS_52
		M20
		H23
		H26
		AA21
		AA23
		AA24
		AA26
		AC26
		V20
		W20
		AE26
		L21
		K20




For 3V AZ device

Security Classification	Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC_MB A6054
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Doc No	401871	Rev	B	
Date:	Wednesday, May 19, 2010	Sheet	22	of 52

REQUIRED STRAPS

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1		GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	Inter CLK Gen Mode Enable DEFAULT	EC ENABLE	CLOCKGEN ENABLE DEFAULT		H,H = Reserved H,L = SPI ROM (Default)	
PULL LOW	Performance MODE DEFAULT	FORCE PCIE GEN1 DEFAULT	WATCHDOG TIMER DISABLE DEFAULT	IGNORE DEBUG STRAP DEFAULT	Inter CLK Gen Mode Disable	EC DISABLE DEFAULT	CLOCKGEN DISABLE		L,H = LPC ROM L,L = FWH ROM	




DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function


check default





< SATA HDD Conn >










< SATA ODD Conn >










eSATA/USB Conn






Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
Date: Wednesday, May 19, 2010				Sheet	24 of 52



LAN Conn.




Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Schematic, MB A6054		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size	Document Number	Rev	Date: Wednesday, May 19, 2010 Sheet 25 of 52			
Custort	401871	B				




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
Date: Wednesday, May 19, 2010				Sheet	26 of 52


< Bluetooth Interface, USB port6 >



< Bluetooth Connector >




< PCIe Mini Card for WLAN >





	BT on module Enable	BT on module Disable
BT_CTRL	HI	LO
BT_PWR#	LO	HI

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Schematic, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401871		Rev	B	
Date:	Wednesday, May 19, 2010		Sheet	27 of 52	


Codec




Ext. Mic



Beep sound




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	




Security Classification		Compal Secret Data		Compal Electronics, Inc. SCHMATIC, MB A6054	
Issued Date	2009-02-12	Deciphered Date	2009-02-12		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Title Document Number 401871	Rev B
Date: Wednesday, May 19, 2010				Sheet 28	of 52

Speaker Connector





HeadPhone/LINE Out JACK


Ext.MIC/LINE IN JACK



Audio & USB Sub-Board Conn.




Security Classification	Compal Secret Data		Title	
Issued Date	2009-02-12	Deciphered Date	2009-02-12	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A6054
Size	Document Number	Rev	B	
	401871			
Date:	Wednesday, May 19, 2010	Sheet	29	of 52




Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
Date: Wednesday, May 19, 2010				Sheet	30 of 52

EC_SEL	EC_VERSION
HIGH	KB926D3
LOW	KB926E0

< ROM Part >




< MDC 1.5 Conn >



< LPC Debug Port >



Please place the PAD under DDR DIMM.



< KEYBOARD Conn >




< For EMI >




Security Classification	Compal Secret Data			Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401871	B
Date: Wednesday, May 19, 2010				Sheet	31 of 52


< Power Button for Debug >






< Power Button Circuit >



< TP on & off BTN on M/B >




Sub-B Connector




LED Circuit



DC-IN LED



HDD LED




SCREW




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHEMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	401871	Rev B
			Date:	Wednesday, May 19, 2010	Sheet 32 of 52


< +5VALW TO +5VS >




< +1.5V TO +1.5VS >



< +3VALW TO +3VS >




< +1.1VALW TO +1.1VS >




BOOT_ON_1.1V @R62 1 0.0402 5% SUSP
 BOOT_ON_1.1V R63 1 0.0402 5% VLDT_EN#
 BOOT_ON_1.1V @R67 1 0.0402 5% VGATE#


< +1.1VALW TO +NB_CORE >




< Inversion of SYSON, SUSP#, VLDT_EN, EC_ON >





BOOT_ON_NB @R45 1 0.0402 5% SUSP
 BOOT_ON_NB R46 1 0.0402 5% VLDT_EN#
 BOOT_ON_NB @R47 1 0.0402 5% VGATE#



< Discharge circuit >









Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	SCHMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	Document Number	Rev	Date: Wednesday, May 19, 2010 [Sheet 33 of 52]		
	401871	B			

















216-0729002 A12 M96_BGA962


Security Classification		Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401871	
				Date: Wednesday, May 19, 2010	Sheet 34 of 52




Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2008-09-25	Deciphered Date	2009-09-25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			SCHMATIC_MB A6054 Size Document Number 401871 Rev B Date: Wednesday, May 18, 2010 Sheet 35 of 52



Security Classification	Compal Secret Data		Title Compal Electronics, Inc. SCHMATIC, MB A6054
Issued Date	2008-09-25	Deciphered Date	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number 401871 Date: Wednesday, May 19, 2010
			Sheet 36 of 52 Rev B



Security Classification	Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A6054
Date: Wednesday, May 19, 2010				Rev B
Sheet 37 of 52				401871



Security Classification	Compal Secret Data	
Issued Date	2008-09-25	Deciphered Date
		2009-09-25



Compal Electronics, Inc.	
SCHEMATIC, MB A6054	
Rev	B
Document Number	401871
Date:	Wednesday, May 19, 2010
Sheet	38 of 52

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

216-0729002 A12 M86_BGA962

VSS_MECH#1
VSS_MECH#2
VSS_MECH#3

A39-X
A38-X
A37-X



Park uses memory group B only

UVIC

UV1D

MEMORY INTERFACE A

MEMORY INTERFACE B


- MDA0 C37 DQA_0
- MDA1 C35 DQA_1
- MDA2 A35 DQA_2
- MDA3 F34 DQA_3
- MDA4 C32 DQA_4
- MDA5 D33 DQA_5
- MDA6 F32 DQA_6
- MDA7 E32 DQA_7
- MDA8 D31 DQA_8
- MDA9 F30 DQA_9
- MDA10 C30 DQA_10
- MDA11 A30 DQA_11
- MDA12 F28 DQA_12
- MDA13 C28 DQA_13
- MDA14 A28 DQA_14
- MDA15 E28 DQA_15
- MDA16 D27 DQA_16
- MDA17 F26 DQA_17
- MDA18 C26 DQA_18
- MDA19 A26 DQA_19
- MDA20 F24 DQA_20
- MDA21 C24 DQA_21
- MDA22 A24 DQA_22
- MDA23 F24 DQA_23
- MDA24 C22 DQA_24
- MDA25 A22 DQA_25
- MDA26 F22 DQA_26
- MDA27 D22 DQA_27
- MDA28 A20 DQA_28
- MDA29 F20 DQA_29
- MDA30 D19 DQA_30
- MDA31 F18 DQA_31
- MDA32 C18 DQA_32
- MDA33 A18 DQA_33
- MDA34 F18 DQA_34
- MDA35 D17 DQA_35
- MDA36 A16 DQA_36
- MDA37 F16 DQA_37
- MDA38 D15 DQA_38
- MDA39 C14 DQA_39
- MDA40 A14 DQA_40
- MDA41 D13 DQA_41
- MDA42 F12 DQA_42
- MDA43 A12 DQA_43
- MDA44 D11 DQA_44
- MDA45 F10 DQA_45
- MDA46 A10 DQA_46
- MDA47 C10 DQA_47
- MDA48 G13 DQA_48
- MDA49 H13 DQA_49
- MDA50 H13 DQA_50
- MDA51 H11 DQA_51
- MDA52 G10 DQA_52
- MDA53 G8 DQA_53
- MDA54 K9 DQA_54
- MDA55 K10 DQA_55
- MDA56 G9 DQA_56
- MDA57 C8 DQA_57
- MDA58 F8 DQA_58
- MDA59 E8 DQA_59
- MDA60 A6 DQA_60
- MDA61 E6 DQA_61
- MDA62 F6 DQA_62
- MDA63 A5 DQA_63

- MAA_0 J23 MAA1 <->
- MAA_1 H24 MAA2 <->
- MAA_2 J24 MAA3 <->
- MAA_3 J26 MAA4 <->
- MAA_4 J26 MAA5 <->
- MAA_5 H21 MAA6 <->
- MAA_6 G21 MAA7 <->
- MAA_7 H19 MAA8 <->
- MAA_8 H20 MAA9 <->
- MAA_9 L13 MAA10 <->
- MAA_10 G16 MAA11 <->
- MAA_11 H16 MAA12 <->
- MAA_12 H17 A_BA2 <->
- MAA_13/BA2 H17 A_BA0 <->
- MAA_14/BA0 H17 A_BA1 <->
- MAA_15/BA1

- DQMA_0 A32 DQMA#0 <->
- DQMA_1 C32 DQMA#1 <->
- DQMA_2 D23 DQMA#2 <->
- DQMA_3 F22 DQMA#3 <->
- DQMA_4 C14 DQMA#4 <->
- DQMA_5 A14 DQMA#5 <->
- DQMA_6 E10 DQMA#6 <->
- DQMA_7 D9 DQMA#7 <->


- QSA_0/RDQSA_0 C34 QSA0 <->
- QSA_1/RDQSA_1 D29 QSA1 <->
- QSA_2/RDQSA_2 D25 QSA2 <->
- QSA_3/RDQSA_3 E20 QSA3 <->
- QSA_4/RDQSA_4 E16 QSA4 <->
- QSA_5/RDQSA_5 E12 QSA5 <->
- QSA_6/RDQSA_6 H10 QSA6 <->
- QSA_7/RDQSA_7 D7 QSA7 <->

- QSA_0B/WDQSA_0 A34 QSA#0 <->
- QSA_1B/WDQSA_1 E30 QSA#1 <->
- QSA_2B/WDQSA_2 F26 QSA#2 <->
- QSA_3B/WDQSA_3 C20 QSA#3 <->
- QSA_4B/WDQSA_4 C16 QSA#4 <->
- QSA_5B/WDQSA_5 C12 QSA#5 <->
- QSA_6B/WDQSA_6 H11 QSA#6 <->
- QSA_7B/WDQSA_7 F8 QSA#7 <->



- MDB0 C5 DOB_0
- MDB1 C3 DOB_1
- MDB2 F3 DOB_2
- MDB3 F1 DOB_3
- MDB4 F1 DOB_4
- MDB5 F3 DOB_5
- MDB6 F5 DOB_6
- MDB7 G4 DOB_7
- MDB8 H5 DOB_8
- MDB9 H6 DOB_9
- MDB10 J4 DOB_10
- MDB11 K6 DOB_11
- MDB12 K5 DOB_12
- MDB13 K5 DOB_13
- MDB14 M6 DOB_14
- MDB15 M1 DOB_15
- MDB16 M3 DOB_16
- MDB17 M5 DOB_17
- MDB18 N4 DOB_18
- MDB19 P6 DOB_19
- MDB20 P5 DOB_20
- MDB21 T4 DOB_21
- MDB22 T6 DOB_22
- MDB23 T1 DOB_23
- MDB24 U4 DOB_24
- MDB25 V6 DOB_25
- MDB27 V3 DOB_27
- MDB28 Y6 DOB_28
- MDB29 Y1 DOB_29
- MDB30 Y3 DOB_30
- MDB31 Y5 DOB_31
- MDB32 AA4 DOB_32
- MDB33 AB6 DOB_33
- MDB34 AB1 DOB_34
- MDB35 AB3 DOB_35
- MDB36 AD6 DOB_36
- MDB37 AD1 DOB_37
- MDB38 AD5 DOB_38
- MDB39 AD5 DOB_39
- MDB40 AF1 DOB_40
- MDB41 AF3 DOB_41
- MDB42 AF6 DOB_42
- MDB43 AG4 DOB_43
- MDB44 AH5 DOB_44
- MDB45 AH6 DOB_45
- MDB46 A14 DOB_46
- MDB47 AK3 DOB_47
- MDB48 AF8 DOB_48
- MDB49 AF9 DOB_49
- MDB50 AG8 DOB_50
- MDB51 AG7 DOB_51
- MDB52 AK3 DOB_52
- MDB53 AL7 DOB_53
- MDB54 AM8 DOB_54
- MDB55 AM7 DOB_55
- MDB56 AK1 DOB_56
- MDB57 AM6 DOB_57
- MDB58 AM6 DOB_58
- MDB59 AM1 DOB_59
- MDB60 AN4 DOB_60
- MDB61 AP3 DOB_61
- MDB62 AP1 DOB_62
- MDB63 AP5 DOB_63








- MAB_0 P8 MAB0 <->
- MAB_1 T9 MAB1 <->
- MAB_2 P9 MAB2 <->
- MAB_3 NZ2 MAB3 <->
- MAB_4 NR MAB4 <->
- MAB_5 N9 MAB5 <->
- MAB_6 L9 MAB6 <->
- MAB_7 Y3 MAB7 <->
- MAB_8 W9 MAB8 <->
- MAB_9 AC8 MAB9 <->
- MAB_10 AC9 MAB10 <->
- MAB_11 AC9 MAB11 <->
- MAB_12 AA6 B_BA2 <->
- MAB_13/BA2 Y8 B_BA0 <->
- MAB_14/BA0 AA9 B_BA1 <->
- MAB_15/BA1



- QSB_0/RDQSB_0 F6 QSB0 <->
- QSB_1/RDQSB_1 K3 QSB1 <->
- QSB_2/RDQSB_2 P3 QSB2 <->
- QSB_3/RDQSB_3 V5 QSB3 <->
- QSB_4/RDQSB_4 AH1 QSB5 <->
- QSB_5/RDQSB_5 AJ9 QSB6 <->
- QSB_6/RDQSB_6 AM5 QSB7 <->
- QSB_7/RDQSB_7

- QSB_0B/WDQSB_0 K1 QSB#0 <->
- QSB_1B/WDQSB_1 P1 QSB#1 <->
- QSB_2B/WDQSB_2 W4 QSB#2 <->
- QSB_3B/WDQSB_3 AC4 QSB#3 <->
- QSB_4B/WDQSB_4 AH3 QSB#4 <->
- QSB_5B/WDQSB_5 AJ8 QSB#5 <->
- QSB_6B/WDQSB_6 AM3 QSB#6 <->
- QSB_7B/WDQSB_7


- ODTB0 T7 ODTB0 <->
- ODTB1 W7 ODTB1 <->
- CLKB0 L9 CLKB0 <->
- CLKB0B L8 CLKB0# <->
- CLKB1 AD8 CLKB1 <->
- CLKB1B AD7 CLKB1# <->
- RASB0 T10 RASB0# <->
- RASB0B Y10 RASB1# <->
- RASB1B Y10 RASB1# <->
- CASB0 W10 CASB0# <->
- CASB1B AA10 CASB1# <->
- CSB0_0 P10 CSB0#_0 <->
- CSB0B_0 C10 CSB1#_0 <->
- CSB1B_0 AD10 CSB1#_0 <->
- CSB1B_1 AC19
- CKEB0 L110 CKEB0 <->
- CKEB1 AA11 CKEB1 <->
- WEB0B N10 WEB0# <->
- WEB1B AB11 WEB1# <->




216-0729002 A12 M96_BGA962

216-0729002 A12 M96_BGA962

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				401871
				Rev B
Date:	Wednesday, May 19, 2010	Sheet	39	of 52



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Title	SCHMATIC, MB A6054
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
Customer	401871	Document Number	401871	Rev	B
Date:	Wednesday, May 19, 2010	Sheet	40	of	52




Security Classification	Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Document Number
				401871
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Date: Wednesday, May 19, 2010 Sheet 41 of 52

Compal Electronics, Inc.
SCHMATIC.MB A6054



Rev B

STRAPS


GPU by the system BIOS		GPU by VBIOS
GPIO22 = 0 (BIOS_ROM_EN = 0)		GPIO22 = 1 (BIOS_ROM_EN = 1)
GPIO[13:11]	MEMORY SIZE	GPIO[13:11]
0 0 0	128MB	1 0 0
0 0 1	256MB	(M25P05A)
0 1 0	64MB	



GPIO5_AC_BATT TEST



External VGA Thermal Sensor



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
BIF_GEN2_EN_A	GPIO2	PCIE GNE2 ENABLED	0
BIF_CLK_PM_EN	GPIO8	BIF_CLK_PM_EN	0
BIF_VGA_DIS	GPIO9	VGA Controller ENABLED	0 (Enable)
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable External BIOS device	0
ROMIDCFG(2:0)	GPIO[13:11]	ROM Configurations	0 0 1
VIP_DEVICE_STRAP_ENA	VSYNc_DAC2	IGNORE VIP DEVICE STRAPS	0
AUD[1]	HSYNc	AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	1 1
AUD[0]	VSYNc		
RSVD	HSYNc_DAC2		0
RSVD	GENERICC		0

AMD RESERVED CONFIGURATION STRAPS




ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

HSYNc_DAC2 GENERICC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET



GPIO_28_TDO GPIO21_BB_EN

STRAPS	PIN	GPU	VRAM size	Vendor Part Number#	Compal Part Number#	VRAM_ID 2,1,0
VRAM_ID[2:0]	DVPDATA (2,1,0)	Park M2	512M 64Mx16 (x4)	HYN H5TQ1G63BFR-12C	SA000032400	0 0 0
			512M 64Mx16 (x4)	SAM K4W1G1646E-HC12	SA000035700	0 0 1
			1G 128Mx16 (x4)	HYN		0 1 0 (Reserve)
			1G 128Mx16 (x4)	SAM K4W2G1646B-HC12	SA00003M000	0 1 1 (Reserve)
		Madison M2	1G 64Mx16 (x8)	HYN H5TQ1G63BFR-12C	SA000032400	1 0 0
			1G 64Mx16 (x8)	SAM K4W1G1646E-HC12	SA000035700	1 0 1
			2G 128Mx16 (x8)	HYN		1 1 0 (Reserve)
			2G 128Mx16 (x8)	SAM K4W2G1646B-HC12	SA00003M000	1 1 1 (Reserve)




Security Classification	Compal Secret Data		Title	
Issued Date	2008-09-25	Deciphered Date	2009-09-25	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401871
Date: Wednesday, May 19, 2010				Rev B


DC30100A700















Vin Detector
 High 18.384 17.901 17.430
 Low 17.728 17.257 16.976



RTC Battery





SP093MX0000



Precharge detector
 15.97V/14.84V FOR ADAPTOR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHEMATIC,MB A6054
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Wednesday, May 19, 2010				Sheet	43 of 52



PH1 under CPU bottom side :
 CPU thermal protection at 90 degree C
 Recovery at 56 degree C


$$R_{set} = 3 * R_{tmh}$$

$$R_{hyst} = (R_{set} * R_{tml}) / (3 * R_{tml} - R_{set})$$

$$R_{tmh} \text{ at } 90C = 7.87K, R_{tml} \text{ at } 56C = 26.1K$$


$$R_{set} = 3 * 7.87K = 23.61K \Rightarrow 23.7K$$

$$R_{hyst} = (23.7K * 26.1K) / (3 * 26.1K - 23.7K) = 11.33K \Rightarrow 11.3K$$



PH2 near main Battery CONN :
 BAT. thermal protection at 90 degree C
 Recovery at 56 degree C

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Title	SCHEMATIC,MB A6054
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
				Document Number	401871
				Date:	Wednesday, May 19, 2010
				Sheet	44 of 52
				Rev	B



CP mode
 $V_{aclim} = 2.39 * (R_b // 152K / (R_t // 152K + R_b // 152K))$
 $I_{input} = (1/PR49) * ((0.05 * V_{aclim}) / (2.39 + 0.05))$
 where $V_{aclim} = 0.6221V$, $I_{input} = 3.15A$
 $V_{aclim} = 1.09986V$, $I_{input} = 3.65A$
 $V_{aclim} = 0.7717V$, $I_{input} = 4.41A$
 $V_{aclim} = 0.4204V$, $I_{input} = 5.88A$

CC=0.25A-3.6A
 IREF=0.9133*Icharge
 IREF=0.228V-3.29V
 VCHLIM need over 95mV

CHGVADJ=(Vcell-4)*9.445	
Vcell	CHGVADJ
4V	0V
4.2V	1.898V
4.35V	3.315V

(75W) $I_{in} = 2.512 ADP_I$
 (120W) $I_{in} = 3.35 ADP_I$
 $V_{in} = 7.57 ADP_V$

$I_{ada} = 0-3.421A(65W)$ CP=3.15A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=high
 $I_{ada} = 0-3.947A(75W)$ CP=3.63A PR49=0.02, PR72=24k, PR75=20k, PR35=11.5K, 75W_65W=low
 $I_{ada} = 0-4.737A(90W)$ CP=4.36A PR49=0.015, PR72=53.6k, PR75=20k, PR35=unpop, PQ5=unpop
 $I_{ada} = 0-6.316A(120W)$ CP=5.81A PR49=0.015, PR72=8.25k, PR75=26.7k, PR35=unpop, PQ5=unpop
 CP= 92%*Iada

CELLS	VDD	GND	Float
CELL number	4	3	2


Security Classification	Compal Secret Data	
Issued Date	2008/9/25	Deciphered Date
		2009/9/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
SCHEMATIC, MB A6054	
Document Number	401871
Date:	Wednesday, May 19, 2010
Sheet	45 of 52

AO4712 Rds(on) = 15/18

I_{peak} = 5A
 I_{max} = 3.5A
 F = 305K


I_{peak} = 5A
 I_{max} = 3.5A
 F = 245K




Total capacitor 220uF
 ESR = 15mohm

Total capacitor 220uF
 ESR = 15mohm


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		SCHEMATIC,MB A6054	
2008/9/25		2009/9/25		Document Number	
				401871	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Wednesday, May 19, 2010	
				Sheet 46 of 52	







$I_{peak} = 12A$
 $I_{max} = 8.4A$
 $F = 315K$
 Total capacitor 720uF
 ESR = 6.3mohm




$I_{peak} = 11A$
 $I_{max} = 7.7A$
 $F = 315K$
 Total capacitor 1390uF
 ESR = 2.73mohm



Security Classification	Compal Secret Data			Title		
Issued Date	2008/9/25	Deciphered Date	2009/9/25	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	B
				401871		
Date: Wednesday, May 19, 2010				Sheet	47	of 52




Madison / Park PCIE : 1.0V	M96 / M92 PCIE : 1.1V
PR170 = 7.32K	PR170 = 4.75K



I_{peak} = 36A
 I_{max} = 25.2A
 F = 300K

Total capacitor 1320uF
 ESR = 2.22mohm

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/9/25	Deciphered Date	2009/9/25	SCHMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401871	Rev	B	Date: Wednesday, May 19, 2010 [Sheet 49 of 52]	



$I_{peak} = 20A$
 $I_{max} = 14A$
 $F = 231K$
 Total capacitor 1170uF
 ESR = 3.33mohm

VFB(0.6) = $V_{out} * R_{bottom} / (R_{top} + R_{bottom})$

SEL1	SEL0	Madison/Park voltage	M96/M92 voltage
L	L	1.2	1.2
L	H	1.12	1.0
H	L	0.95	0.95
H	H	0.9	0.9

FSW = $1 / (75E-12 * 57.6K) = 231.48KHz$

Madison Park	M96 M92
PR183 = 28K	PR183 = 12K

Security Classification		Compal Secret Data		Title	
Issued Date	2008/10/23	Deciphered Date	2009/10/23	SCHEMATIC, MB A6054	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	401871	Rev	B
Date:	Wednesday, May 19, 2010	Sheet	50	of	52

PIR (Product Improve Record)
NALAE LA-6054P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO	DATE	PAGE	MODIFICATION LIST
1	2009/12/14	33	Change JLEDB pin define as customer request
2	2009/12/14	25,28,30	Delete JODDB, JBT and JUSBB support pin
3	2009/12/14	33	Change JPOWER Pin2 from GND to NC
4	2009/12/15	28	Add R95 at JMLAN Pin5 for BT/WLAN combo Mini Card
5	2009/12/15	25,30	Change U11, U25 P/N from SA00002XX00 to SA000033H00
6	2009/12/15	28	Reverse JBT pin definition
7	2009/12/16	27	Change CC2 from 0.1u to 100P (SE071101J80), and add BOM structure @
8	2009/12/17	33	Cyange JPOWER footprint to ACES_87151-1207_12P (ZIF_上接點)
9	2009/12/17	33	Cyange JTPB footprint to P-TWO_161011-04021_4P-T (NO ZIF), and reverse pin definition
10	2009/12/17	33	Cyange JLEDB footprint to ACES_85201-1205N_12P (ZIF_上接點)
11	2009/12/17	25	Cyange JUSBB footprint to ACES_85201-20051_20P (ZIF_上接點)
12	2009/12/17	33	Change H36, H37 footprint from H_3P3 to H_3P8

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/5/18	Deciphered Date	2008/5/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number SCHEMATIC,MB A6054 401871
Date:	Wednesday, May 19, 2010	Sheet	51	of 62

Version Change List (P. I. R. List) for Power Circuit

Page#	Item Title	Solution Description
DVT : modification from EVT		
P47	change voltage divider to less than 10K	change PR104, PR111, PR112 to 10K; PR103 to 4.75K
P47	change 1.1V, 1.5V OCP value	change PR102, PR110 to 6.19K
P48	enlarge output cap	change PC88, PC89 to 22uF(SF0000000110)
P49	don't use NIPPON cap	change PC98, PC99 to SF0000000S80
P49	pull high RTN1 1.5V	change PR150 to mount
P50	APW7138 pin6 is NC	change PR179, PC154, PC156 to unmount
P46	choke need to meet thermal module height	change PL6, PL7 to SH000006380
P45	change system power from 90W to 120W	change PR72 to 8.25K, PR75 to 26.7K; PQ11 to mount
P49	production line request	change PC98, PC99 to 68uF; add PC160, PC161 68uF
P45	EMI request for ISN issue	add PC162, PC163, PC164 10uF 1206
P48	mount snubber circuit	mount PR165, PC91
P44	OTP setting common	change PR30 and PR31 to 19.6K; PR34 to 7.87K; PR33 to 8.66K
P48	change IC to low cost	change PU9 and PUL1 to RT9173
P48	change VDR(1.05V) circuit to switchable	add PR193, PR194, PR195 & PQ48
PVT : modification from DVT		
P49	cost down	change PC98, PC99, PC160, PC161 to SF000000W00
P46	common circuit	change PC45 to 1uF
P46	common circuit	mount PC59
P46	change PQ29 solution	change PQ29 to DTCL15KUA
P45	add 65W/75W selection circuit	Add PR35 and PQ5, unmount
P47	prevent OVP for HW's cost down	change PC66 to 390uF
P48	PCIE_OK pull high +3VS	add PR196=100K
P50	For 7138 output sensing stability	add PC165=1000p unmount
P45	EMI request for ISN issue	Add PC166, PC167, 10uF 1206
P46	EMI request for ISN issue	Add PC168, 10uF 1206
PreMP : modification from PVT		
P44	Thermal request change OTP	change PR30, PR31 to 23.7K; PR33, PR34 to 11.3K
P45	modify 65W/75W resistor	change PR72 to 53.6K; PR75 to 20K; mount PR35 and PQ5
P48	modify 1.05V voltage setting	change PR113 to 6.98K
P50	modify VDA_CORE Choke	change PL17 to SH120568M00
P43	modify RTC circuit	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/5/18	Deciphered Date	2008/5/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401871
				Sheet 62 of 62
				Date: Wednesday, May 19, 2010

SCHEMATIC, MB A6054

401871

Sheet 62 of 62

Date: Wednesday, May 19, 2010