

System Block

PAGE	CONTENTS
01	TOP PAGE
02	Block Diagram
03	R-C for EMI
04	PLL
05	CPU(Banias)
06	CPU(Banias)
07	CPU (Banias)
08	CPU (Pull-UP / MISC))
09	Temp sensor / Fan control
10	GMCH (Montara) HOST / HubLink
11	GMCH(Montara) DDR / Video
12	GMCH(Montara) Power / Misc
13	GMCH(Montara) Bypass CAP/Refrence
14	DDR Dumping-R
15	DDR SLOT-0
16	DDR SLOT-1
17	DDR Termination-R
18	ICH4 Hub-Link/CPU Misc/PCI//USB
19	ICH4 IDE/Power
20	ICH4 Bypass CAP

PAGE	CONTENTS
21	Pullup for PCI / SMB Selector
22	FWH / DEBUG CN / PCI REQ Cut off sw
23	S-Video
24	IEEE1394
25	PCIC PCI-I/F
26	PCIC Card I/F
27	PC-Card VCC SW
28	CN PCMCIA
29	CODEC
30	SP-AMP
31	MIC AMP
32	Super-I/O
33	ANN
34	ANN Pull-up / MISC
35	BLANK
36	On Board LAN
37	On Board LAN Pulse-Transe
38	Reset IC / Emergency Temp shut down
39	CN KBC / CN LCD / CN Pointing
40	CN USB / CN IEEE1394

PAGE	CONTENTS
41	CN Mini-PCI
42	CN MDC
43	CN SD-SLOT
44	CN P-R
45	CN Audio
46	CN Dock
47	HDD Pull-up/HDD Termination/CN HDD
48	CN CN-Board
49	CN CFL-INV / CN ST-LCD
50	BLANK
51	CN S-OUT / Line-In
52	BLANK

Version History

Version	Date	Description
00	Jul-20-02	Initial

Power Block

PAGE	CONTENTS
53	Power/TopPage
54	Power/DDC/CPU Core
55	Power/DDC/CPU Core2
56	Power/DDC/VCCP
57	Power/DDC/1.25V SUS
58	Power/DDC/2.5V SUS/1.2V MAIN
59	Power/DDC/3.3V STD/5VSUS
60	Power/DDC/Charger
61	Power/LDO/System
62	Power/LDO/PMU
63	Power/Node/DCIn
64	Power/Node/Vattery
65	Power/Node/PWR_1
66	Power/Node/Switch
67	Power/PMU/LUNA1 (PMU)
68	Power/PMU/LUNA2 (EC)
69	Power/PMU/AmMeter
70	Power/PMU/VolMeter
71	Power/PMU/Scout
72	Power/PMUEtc1
73	Power/PowerSequence

USB CHANEL

PCIINT#	Device
USB1	System -1
USB2	P-R1
USB3	System-2
USB4	PR -2
USB5	Bluetooth
USB6	Bay

PCI REQ#/GNT#

REQ#/GNT#	Device
REQ#0	PCMCIA
REQ#1	IEEE1394
REQ#2	Unused
REQ#3	On Board LAN
REQ#4	Mini PCI
REQ#5	Unused

PCI INTERRUPT

PCIINT#	Device
INT#0	PCIC USB#1 / IDE
INT#1	PCIC SMBus/AC-97
INT#2	Mini-PCI USB#3
INT#3	Mini-PCI USB#2
INT#4	On Board LAN
INT#5	IEEE1394
INT#6	Unused
INT#7	Unused

SMBus

SMBCNT[2:0]	Device
0,0,0	DIMM SLOT-0/1
0,0,1	PMU
0,1,0	PLL
0,1,1	ADM1030

PCI BUS NUMBER = #0

IDSEL	Dev.ID	Device
AD16	00h	GMCH(HOST/DRAM BRIDGE)
AD17	01h	GMCH(AGP BRIDGE)
AD18	02h	Unused
	1Dh	ICH4-M (USB2.0/USB1.1)
	1Eh	ICH4-M(Hub I/F to PCI Bridge)
	1Fh	ICH4-M(LPC,IDE,SMBus,AC-97)


PCI BUS NUMBER = #2

IDSEL	Dev.ID	Device
AD24	08h	Reserved for ICH4 (Internal LAN)
AD25	09h	OnBoard LAN
AD26	0Ah	PCIC
AD28	0Ch	On Board LAN
AD29	0Dh	MiniPCI
AD30	0Eh	IEEE1394
AD31	0Fh	Unused

Design Requirement documents

DWG#	Description
A5CP149522-XX	Ginger A/W requirement
A1CP134338-XX	Common H/W specification of mobile platform

										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Obayomi	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		1 / 73




Block Diagram

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		2 / 73	

Place crystal within 500mils of Clk_TITAN
 (by ALMADOR-M CHIPSET/MOBILE TUALATIN
 PROCESSOR
 CUSTOMER REFERENCE BOARD SCHEMATICS
 rev. 0. 80)

<http://hobi-elektronika.net>

NOTE: These resistors must use the E12 series (Not E24 as Alarm do requirement)




Place these capacitors near PLL.

Place each dumping resistor of clock line near PLL as possible.(less than 10mm)

PLL

							TITLE	
							VB161AX MAIN	
							DRAW. No.	CAST
							C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description			Sheet
Design	02/05/07	Konaka	Check	Fuchida				4 / 73
							FUJITSU LTD.	



CPU_ASTB#0, CPU_ASTB#1はそれぞれの両側をGND1にて囲うこと
Guard CPU_ASTB#0, CPU_ASTB#1 with GND1 respectively.



CPU_DSTBx#[0:3]は各ペアごとに両側をGND1にて囲うこと
Each CPU_DSTBx#[0:3] strobe pair should be guarded with GND1 respectively.

☆印の付いた信号線 (CPUTHMDA, CPUTHMDC) は、
GND1で両側をガードすること
(12ページ参照)

CPUTHMDA, CPUTHMDC with ☆
is guarded with GND1

BANIAS_1

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										5	/ 73




抵抗R64, R66はCPUから0.5inch以内に置き、18mil幅で配線すること。
抵抗R65, R67はCPUから0.5inch以内に置き、5mil幅で配線すること。

**Place R64, R66 near CPU (within 0.5 inch).
And the width of these patterns are 18 mil.
Place R65, R67 near CPU (within 0.5 inch).
And the width of these patterns are 5 mil.**


TP127, TP128はCPUから0.5inch以内に置く
Place TP127, TP128 near CPU (within 0.5 inch).

BANIAS_2

				TITLE		VB161AX MAIN	
				DRAW. No.		C1CP152845-X1	
				CAST			
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.
							Sheet
							6 / 73





本回路ブロックは、CPU周囲のPWR_CPU内層への4辺に均等に配置すること。



図中のコンデンサはCPUVCC供給側に配置すること。

**CPU
PassC**

										TITLE VB161AX MAIN	
										DRAW. No. C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					FUJITSU LTD.	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo			Sheet 7 / 73	



GTL
PullUp


										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										8 / 73	

4

3

2

1



これらの部品はCPUの近くに配置すること。
Place each component near CPU.

CPU_THMDA, CPU_THMDCのパターンが最短になるよう、ADM1030 (M5) は、CPUの近傍に配置すること。

Place ADM1030(M5) near CPU(M3) to control CPU_THMDA,CPU_THMDC patterns as short as possible.

CPU_THMDA, CPU_THMDC両端に入っているコンデンサ C108 (1000pF) は、ADM1030 (M5) の直近に配置すること。 Place and C108(1000pF) nearest ADM1030(M5).

○印の付いた信号線 (CPU_THMDA, CPU_THMDC) は、GND1で両側をガードすること (下図参照)

Guard these signals(CPU_THMDA,CPU_THMDC) that marked "O" at the both sides by GND1 pattern. (Look at follow figure.)



										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		9 / 73	


A

B

C


D

E



CPU_ADSTB#0, CPU_ADSTB#1はそれぞれの両側をGND1にて囲うこと
 Guard CPU_ADSTB#0, CPU_ADSTB#1 with GND1 respectively.

CPU_DSTB#x[0:3]はそれぞれ各ペアごとに両側をGND1にて囲うこと
 Each CPU_DSTB#x[0:3] pair should be guarded with GND1 respectively.



抵抗R164, R165はGMCH(M78)から0.5inch以内に置き A
 15mil幅以上で配線すること。
 Place R164,R165 near MCH(M6) (within 0.5 inch).
 And the width of these patterns are more than 15 mil.


コンデンサC754はGMCH(M78)の近傍に配置すること B
 Place C754 near GMCH(M78)

HLSTRB/HLSTRB#ペアは両側をGND1にて囲うこと
 HLSTRB/HLSTRB# pair should be guarded with GND1.

○のついた信号線は 25mil 以上の太さで配線し、
 左右と下をベタの GND 線で囲むこと。
 The width of signals that are marked "O" must be
 more than 25 mil and guard the both sides, the top and
 the bottom of them by GND1 pattern.

Signal Name	Desc.	Low	High
LCLKCTLB	CPU	banias	Pentium4-M
DVODETECT	DVO I/F	exist	None
ADDID0			
ADDID1			
ADDID2			
ADDID3			
ADDID4			
ADDID5			
ADDID6			
EST0		00 : PSB=400MHz/Mem=133MHz/Gfx=200/DDR=1.2	
EST1		01 : PSB=400MHz/Mem=100MHz/Gfx=200/DDR=1.2	
PSB105#	PSB_VCC	PSB=1.05V	REserve

Rev.	Date	Design	Check	Appr.	Description	TITLE
Design	02/05/07	Konaka	Check	Fuchida		VB161AX MAIN DRAW. No. C1CP152845-X1 FUJITSU LTD.
						Sheet 10 / 73 CAST




SDQS[0:8]は両側をGND1にて囲むこと B
Guard SDQS[0:8] with GND1.

○のついた信号線は 25mil 以上の太さで配線し、
左右と下をベタの GND 線で囲むこと。
The width of signals that are marked "O" must be
more than 25 mil and guard the both sides, the top and
the bottom of them by GND1 pattern.

GMCH MONTARA-GM_2











				TITLE		VB161AX MAIN	
				DRAW. No.		C1CP152845-X1	
				CAST			
				Description		FUJITSU LTD.	
Rev.	Date	Design	Check	Appr.	Sheet		11 / 73
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	




GMCHからC?, C?までは1.14mm以内に線幅5mil以上で配置すること。
 また、周りの信号線と10mil以上の間隔を開けること。
 Place C? and C? within 45mil from GMCH(M78) with trace width 5mils.
 Trace spacing is 10mils.

GMCH
MONTARA-GM3




						TITLE	
						VB161AX MAIN	
						DRAW. No.	CAST
						C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	Sheet / 73
						FUJITSU LTD.	




						TITLE	
						VB161AX MAIN	
						DRAW. No.	
						C1CP152845-X1	
						CAST	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr. Fukuyo		
						FUJITSU LTD.	
						Sheet	
						13 / 73	



このグループで自由にピンスワップ可能




このグループでモジュール化可能




このグループでモジュール化可能


										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		14 /	73



				TITLE	
				VB161AX MAIN	
				DRAW. No.	
				C1CP152845-X1	
				CAST	
				Sheet	
				73	
Rev.	Date	Design	Check	Appr.	Description
Design	02/05/07	Konaka	Check	Fuchida	Appr. Fukuyo
				FUJITSU LTD.	




						TITLE		VB161AX MAIN	
						DRAW. No.		C1CP152845-X1	
						CAST			
Rev.	Date	Design	Check	Appr.	Description				
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.	
								Sheet	16 / 73



							TITLE		
							VB161AX MAIN		
							DRAW. No.	CAST	
							C1CP152845-X1		
Rev.	Date	Design	Check	Appr.	Description			FUJITSU LTD.	Sheet / 73
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo			

http://hobi-elektronika.net






この信号線は 2mil以上の太さで配線し、左右の両側に GND 線を囲むこと。The width of signal that marked "0" must be more than 25 mil and guard the both sides, the top and the bottom of them by GND1 pattern.

<<CL2の配置について>>
 RTCRST#ではデータがクリアできないため、RTCVCCをGNDに落とす仕様を継続して採用。
 <<CL2 arrangement>>
 RTCRST# does not clear data in RTC well. Reset pin is connected to RTCVCC in this case.



A23:USBBIAS/B23 USBBIAS#は平行伝送路とし、抵抗PAD上で接続すること。

TITLE										VB161AX MAIN	
DRAW. No.										C1CP152845-X1	
Rev.										CAST	
Date										Sheet	
Design										18 / 73	
Description										FUJITSU LTD.	
Appr.										Fukuyo	
Check										Konaka	
Appr.										Fuchida	
Check										Konaka	
Appr.										Fuchida	




ICH4-M_2


							TITLE	
							VB161AX MAIN	
							DRAW. No.	
							C1CP152845-X1	
							CAST	
							Sheet	
							FUJITSU LTD.	
Rev.	Date	Design	Check	Appr.	Description			19 / 73
Design	02/05/07	Konaka	Check	Fuchida	Appr. Fukuyo			



										TITLE	
										CB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida				Appr.	Fukuyo	FUJITSU LTD.	
										20 / 73	




							TITLE		
							VB161AX MAIN		
							DRAW. No.	CAST	
							C1CP152845-X1		
Rev.	Date	Design	Check	Appr.	Description			FUJITSU LTD.	Sheet / 73
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo		



										TITLE VB161AX MAIN	
										DRAW. No. C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					FUJITSU LTD.	
Design	02/05/07	Konaka	Check	Fuchida					Appr.	Fukuyo	Sheet 22 / 73



C?はTVEncoderの近くに記すこと
Place C? near TVEncoder

TV_MODESEL	
TVE_GPIO0	PAL
Pullup	PAL
Pulldown	NTSC



このページの部品はTVEncoderの各電源ピンの近くに置くこと。
Place all components in this page near TVEncoder.






Rev.	Date	Design	Check	Appr.	Description	TITLE	
Design	02/05/07	Konaka	Check	Fuchida		VB161AX MAIN	
						DRW. No.	CAST
						C1CP152845-X1	
						FUJITSU LTD.	
						Sheet	23 / 73



下記のコンデンサはTSB43AA21のVDDPxピン近傍に配置


下記のコンデンサはTSB43AA21のAVDDxピン近傍に配置

下記のコンデンサはTSB43AA21のDVDDxピン近傍に配置




IEEE1394

						TITLE	
						VB161AX MAIN	
						DRAW. No.	
						C1CP152845-X1	
						CAST	
						Sheet	
						24 / 73	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr. Fukuyo		
						FUJITSU LTD.	




PCIC-1 [O2Micro-Tarzan]

						TITLE	
						VB161AX MAIN	
						DRAW. No.	
						C1CP152845-X1	
						CAST	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.
							Sheet
							25 / 73






【注意 z
JAA16, JAB16はCardBus時クロック信号になるのでGND1にてガードを行うこと。




PCIC-2[O2Micro-Tarzan]

						TITLE	
						VB161AX MAIN	
						DRAW. No.	
						C1CP152845-X1	
						CAST	
						Description	
						FUJITSU LTD.	
						Sheet	
						26 / 73	
Rev.	Date	Design	Check	Appr.			
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	




PCIC POW

										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
										Description	
										FUJITSU LTD.	
										Sheet	
										27 / 73	
Rev.	Date	Design	Check	Appr.						Appr.	Fukuyo
Design	02/05/07	Konaka	Check	Fuchida							



コネクタ電源ピンの近傍に配置




										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		28 / 73	

全項AUDIO AREA

http://hobi-elektronika.net

本項中★印のついたパターンは、AUDIO GNDにガードし、その上下はAUDIO GNDのベタパターンで覆うこと。




注) CDL, CDRは、基板端面より、CDGND, CDL, CDGND, CDR, CDGND順にガードして布線し、その上下層はGND_AUDにトッドル、CDL, CDR, CDGNDをガードする幅にて布線必ず実施のこと

本項中★印のついたパターンは、GND_AUDでガードし、その上下はGND_AUDのベタパターンで覆うこと。

AC97CODEC



				TITLE	
				VB161AX MAIN	
				DRAW. No.	
				C1CP152845-X1	
				CAST	
				Sheet	
				29 / 73	
Rev.	Date	Design	Check	Appr.	Description
Design	02/05/07	Konaka	Check	Fuchida	
				Appr.	Fukuyo
				FUJITSU LTD.	



本IC下部は、GNDAUDベタとすること。


* 印はAnalog Lineのため、0.25mm以上の幅で配線し、極力GNDAUDでガード(上下層を含む)すること。

							TITLE VB161AX MAIN	
							DRAW. No. C1CP152845-X1	
							CAST	
Rev.	Date	Design	Check	Appr.	Description			Sheet
Design	02/05/07	Konaka	Check	Fuchida				30 / 73
							FUJITSU LTD.	




MIC AMP

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		31 / 73	




TITLE										VB161AX MAIN	
DRAW. No.										C1CP152845-X1	
Rev.										Sheet	
Date										32 / 73	
Design										FUJITSU LTD.	
02/05/07										Appr. Fukuyo	
Konaka										Fuchida	
Check										Appr.	
Fuchida										Fukuyo	




[ASIC ANN]

				TITLE	
				VB161AX MAIN	
				DRAW. No.	
				C1CP152845-X1	
				CAST	
Rev.	Date	Design	Check	Appr.	Description
Design	02/05/07	Konaka	Check	Fuchida	
				Sheet	
				FUJITSU LTD.	
				33 / 73	




										TITLE VB161AX MAIN							
										DRAW. No. C1CP152845-X1	CAST						
										Rev.	Date	Design	Check	Appr.	Description	FUJITSU LTD.	Sheet
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo				34	/	73				




LAN

				TITLE		VB161AX MAIN	
				DRAW. No.		C1CP152845-X1	
				CAST			
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.
							Sheet
							36 / 73

[RTL8100B(L)]









※02 NET接続変更




LAN

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					FUJITSU LTD.	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo			Sheet	37 / 73






										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										Appr.	Fukuyo
										38	/ 73

Keyboard Connector




Keyboard Strap (N86C-7664-0203-E)
 ID1:ID0 (KBC Side)
 JP 1 1
 US 1 0
 UK 0 1





Pullup for IDE

							TITLE	
							VB161AX MAIN	
							DRAW. No.	CAST
							C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description			Sheet
Design	02/05/07	Konaka	Check	Fuchida				39 / 73
							FUJITSU LTD.	

コンデンサはICコネクタの近傍 (7mm以内) に配置すること。
 TPのスタブはできる限り短くすること。




TPのスタブはできる限り短くすること。



I/O CN


							TITLE	
							VB161AX MAIN	
							DRAW. No.	CAST
							C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description			Sheet
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.	40 / 73



MiniPCI CN1

								TITLE		VB161AX MAIN	
								DRAW. No.		C1CP152845-X1	
								CAST			
Rev.	Date	Design	Check	Appr.	Description			FUJITSU LTD.			
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	Sheet		41 / 73	

※印は微小なAnalogLineのため、GNDAUDでガード
(上下層を含む)すること。パターン幅 最小でかまいません。



AC97_BITCLK, AC97_RESET#はGND1でガードすること。


モジュールの固定用ネジ穴はGND 1 に接続する。

							TITLE		VB161AX MAIN	
							DRAW. No.		C1CP152845-X1	
							CAST			
Rev.	Date	Design	Check	Appr.	Description			FUJITSU LTD.		Sheet
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo			42 / 73

MISC
 JWAITB# SQR3
 JAB22 MC_CD#


JAB25 SQR5DR
 JINPACKB# SQR5DRX or SQR54
 JCD1B# B_CCD1#
 JVS1B# B_CVS1
 JCD2B# B_CCD2#
 JVS2B# B_CVS2
 JAB18 SQR1
 JRSTB SQR2
 JREGB# SQR5
 JBVD2B SQR6
 JBVD1B SQR7
 JDB8 SQR8
 JDB9 SQR9
 JDB10 SQR10
 JAB17 ISOGND
 JAB11 ISOGND
 JAB9 ISOGND
 JCE2B# ISOGND

SD I/F
 JAB14 SD_DATA1
 JAB19 SD_DATA0
 JAB16 SD_CLK/MS_CLK
 JAB20 SD_CMD
 JBSYB# SD_DATA3
 JAB21 SD_DATA2
 JAB15 MC_WP#




[SD SLOT]

										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										43 / 73	




Port replicator Layout




P-R CN

							TITLE		
							VB161AX MAIN		
							DRAW. No.	CAST	
							C1CP152845-X1		
Rev.	Date	Design	Check	Appr.	Description			FUJITSU LTD.	Sheet 44 / 73
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo			



全項AUDIO AREA



上記のフィルタ、コンデンサ、抵抗へ
MIC JACKの近くに配置すること。




上記のフィルタ、コンデンサ、抵抗は
HP JACKの近くに配置すること。



本ページ中に記載されているフィルタ (FLxx) はそれぞれ接
されているコネクタの近くに配置し、フィルターコネクタ間の z
線は非常に短く配線すること。
The filters in this page (referred with FLxx) have to
be placed near each connector connecting to respective
filters. The traces between connector and filter have
to be short as much as possible.







本項中※印のついたパターンは、AUDIOGND ナガードし、その上
下はAUDIOGNDのベタパターンで覆うこと。また、Mxの下の基板
面およびその下の層には、デジタル系の信号線を配線しないこ
と。
The traces marked with ※ have to be guarded both side and
both adjacent layer with AUDIOGND. Underneath Mx on
surface layer and in one more internal layer don't allow
digital traces to be run.

Audio CN					
TITLE					VB161AX MAIN
DRAW. No.					CAST
C1CP152845-X1					
Rev.	Date	Design	Check	Appr.	Description
Design	02/05/07	Konaka	Check	Fuchida	Appr. Fukuyo
FUJITSU LTD.					Sheet 45 / 73



										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										46 / 73	

※IDE_PDIOR_HDD#, IDE_PDIOW_HDD#, IDE_PDIORDY_HDD#はそれぞれGND1のカードを付けて付録すること。



							TITLE VB161AX MAIN	
							DRAW. No. C1CP152845-X1	
							CAST	
Rev.	Date	Design	Check	Appr.	Description			Sheet
Design	02/05/07	Konaka	Check	Fuchida				FUJITSU LTD.
							Appr. Fukuyo	
							47 / 73	

HDD


A

B

C



D

E




CN Board

						TITLE VB161AX MAIN	
						DRAW. No. C1CP152845-X1	
						CAST	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	Sheet 48 / 73
FUJITSU LTD.							




このモジュール間でピンスワップ可能

										TITLE VB161AX MAIN		
										DRAW. No. C1CP152845-X1		
										CAST		
Rev.	Date	Design	Check	Appr.	Description					Sheet		
Design	02/05/07	Konaka	Check	Fuchida							FUJITSU LTD.	49 / 73



四角内のフィルタ、コンデンサ、抵抗は
LINE IN JACKの近くに配置すること。




										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		51 / 73	

Ginger Power

Power Tree

2002/08/02




Power Contents

Contents	Page
DC to DC Converter	
CPUCore1	54
CPUCore2	55
VCCP	56
1.25VSus	57
1.2VMMAIN/2.5VSus	58
3VStd/5VS	59
Charger	60
Regulator	
LDO_SYSTEM	61
LDO_PMU	62
PowerLine	
DCIn	63
Battery	64
PWR_1	65
Switch	66
PowerManagement	
LUNA1	67
LUNA2	68
AmMeter	69
VolMeter	70
Scout	71
Etc	72
Power Sequence	
	73




Power/ TopPage

TITLE										VB161AX MAIN	
DRAW. No.										C1CP152845-X1	
CAST											
Rev.	Date	Design	Check	Appr.	Description					FUJITSU LTD.	
Design	02/05/07	Konaka	Check	Fuchida						Sheet 53 / 73	




Power/ DDC/ CPUCore 1

										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										54 / 73	




Power/ DDC/ CPUCore2

										TITLE VB161AX MAIN	
										DRAW. No. C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										Appr. Fukuyo	
										55 / 73	



Power/ DDC/ VCCP

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	56 / 73




Power/ DDC/ 1.25VSus

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		57 / 73	

Change Parts.Q31:uPA2702GR(CA47001-1186)

Add Parts.Q63:uPA2702GR(CA47001-1186)

Change Parts.L18:CDEP105-4R3MC(CA53001-2056)



Change Net.DLY_SUSB# -> SUSB#


Change Net.PWR_VCCP -> PWR_1.2VMAIN

Change Parts.R332:16K -> 22K 1/16W 0.5%(CAA34-K1J2202D)

Change Parts.R335:68K -> 51K 1/16W 0.5%(CAA34-K1J5102D)



Power/ DDC/ 2.5VSUS/1.2VMAIN

							TITLE	
							VB161AX MAIN	
							DRAW. No.	CAST
							C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description			Sheet
Design	02/05/07	Konaka	Check	Fuchida				58 / 73
							FUJITSU LTD.	



Power/ DDC/ 3VStr,5VS

										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida						FUJITSU LTD.	
										59 / 73	





Power/ DDC/ Charger

							TITLE		
							VB161AX MAIN		
							DRAW. No.		
							C1CP152845-X1		
							CAST		
Rev.	Date	Design	Check	Appr.	Description			FUJITSU LTD.	Sheet / 73
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo		


1.5V 0.74A

1.5V 0.08A



Change Parts.M38:LP2951CMM-3.3(CA46005-1391)
 Change Parts.C735:100uF 6.3V -> 10uF 6.3V(CAF79-R0J1005M)
 Add Parts.C812:10uF 6.3V(CAF79-R0J1005M)Reserve
 Change Parts.R376:75K -> 68K 1/16W 0.5%(CAA34-K1J6802D)


1.8V 0.3A



Change Parts.M39:BA00BC0WF(MP016)

Power/ LDO/ System


						TITLE	
						VB161AX MAIN	
						DRAW. No.	CAST
						C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo
						FUJITSU LTD.	Sheet
						61	/ 73



3.3V 50mA





Power/ LDO/ PMU

						TITLE	
						VB161AX MAIN	
						DRAW. No.	CAST
						C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.
						Sheet	62 / 73




Power/ Node/ DCIn

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida			Appr.	Fukuyo	FUJITSU LTD.		63 / 73



Power/ Node/ Battery

						TITLE VB161AX MAIN	
						DRAW. No. C1CP152845-X1	
						CAST	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.
							Sheet 64 / 73



										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		65 /	73

3.3V 2.0A






3.3V 2.0A

3.3V 1.0A


5.0V 2.0A

5.0V 2.0A

Power/ Node/ Swicth




										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		66 / 73	



Power/PMU/LUNA1


										TITLE	
										VB161AX MAIN	
										DRAW. No.	
										C1CP152845-X1	
										CAST	
										Sheet	
										67 / 73	
Rev.	Date	Design	Check	Appr.	Description					FUJITSU LTD.	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo				



本ページの抵抗・コンデンサはM38867付近に配置すること。
 パソコンについてはM38867の電源ピンに対して均等になるように配置分散し、
 電源ピンまでのリード長を最大限短くなるようレイアウトすること。



Power/ PMU/ LUNA2

				TITLE		VB161AX MAIN		
				DRAW. No.		C1CP152845-X1		
				CAST				
Rev.	Date	Design	Check	Appr.	Description			
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.	
							Sheet	68 / 73





Power/ PMU/ AmMeter

						TITLE	
						VB161AX MAIN	
						DRAW. No.	
						C1CP152845-X1	
						CAST	
Rev.	Date	Design	Check	Appr.	Description		
Design	02/05/07	Konaka	Check	Fuchida	Appr.	Fukuyo	FUJITSU LTD.
							Sheet
							69 / 73





										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		70 / 73	

Power/ PMU/ VolMeter



										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida				Appr.	Fukuyo	FUJITSU LTD.	
										71 /	73


Power/ PMU/ Scont




Power/ PMU/ Etc1

										TITLE VB161AX MAIN		
										DRAW. No. C1CP152845-X1		
										CAST		
Rev.	Date	Design	Check	Appr.	Description					Sheet		
Design	02/05/07	Konaka	Check	Fuchida						Appr.	Fukuyo	72 / 73
										FUJITSU LTD.		


4,18,32,33,38,57,58,59,68 SUSB#



4,18,32,33,38,57,58,59,68 SUSB#



4,18,32,33,38,57,58,59,68 SUSB#



BLANK

										TITLE	
										VB161AX MAIN	
										DRAW. No.	CAST
										C1CP152845-X1	
Rev.	Date	Design	Check	Appr.	Description					Sheet	
Design	02/05/07	Konaka	Check	Fuchida		Appr.	Fukuyo	FUJITSU LTD.		73 / 73	